

UNISYS

DATE: August 24, 1995

TO: G. Kramer/311

FROM: K. Sahu/300.1 *K. Sahu*

SUBJECT: Radiation Report on 1280A
Control No. 11952

PPM-95-168

cc: R. Katz/738.2
A. Sharma/311.0
OFA Library/300.1

A radiation evaluation was performed on 1280A (Field Programmable Gate Array) to determine the total dose tolerance of these parts. A brief summary of the test results is provided below. For detailed information, refer to Tables I through V, Figures 1 and 2 and Appendix A.

The total dose testing was performed using a Co⁶⁰ gamma ray source. During the radiation testing, six parts were irradiated under bias (see Table V for bias configuration), and two parts were used as control samples. Three of the irradiated parts (S/N 105, 106 and 107) were burned-in (BI) by the manufacturer before irradiation at 125°C for 160 hours and the other three (S/N 165, 177 and 178) were not burned-in (NBI). This was done in order to determine the effect of burn-in or radiation sensitivity. The wafer number was 38.

The total dose radiation levels were 5, 10, 15 and 20 krad*. The dose rate was 0.10 krad/hour (see Table II for radiation schedule). After each radiation exposure, parts were electrically tested according to the test conditions and the specification limits** listed in Table III. These tests included six functional tests, three at 1 Mhz, with Vcc = 4.5 V, 5.0 V and 5.5 V, and three at 5 Mhz, with Vcc = 4.5 V, 5.0 V and 5.5 V.

All parts passed initial electrical measurements. All irradiated parts passed all electrical measurements up to and including the 5 krad irradiation level.

After the 10 krad irradiation, all irradiated parts exceeded the maximum specification limit of 20 mA for all ICC tests, with readings ranging from 82.8 to 256 mA (the maximum the test equipment was set up to measure). All irradiated parts continued to pass all other electrical and functional tests at this level.

After the 10 krad irradiation, the parts were annealed at 25°C for 96 hours, after which the parts were retested. At this point, all irradiated parts continued to exceed specification limits for all ICC tests, with readings ranging from 50.9 to 111 mA. All irradiated parts continued to pass all other electrical and functional tests at this point.

After the 15 krad irradiation, S/N 106 and 107 (BI) and 165, 177 and 178 (NBI) failed all six functional tests. The same parts also exceeded maximum or minimum specification limits for all VOH and VOL tests, which also constitute functional failures, and consequently exceeded maximum specification limits for TPLH and TPHL. All irradiated parts also continued to exceed specification limits for all ICC tests, with readings >256 mA. All irradiated parts continued to pass all other electrical and functional tests at this level.

After the 15 krad irradiation, the parts were annealed at 25 °C for 264 hours, after which the parts were retested. At this point, all irradiated parts passed all six functional tests, and also passed all VOH and VOL tests. All irradiated parts continued to exceed specification limits for all ICC tests, with readings ranging from 129 to 256 mA. All irradiated parts continued to pass all other electrical and functional tests at this point.

*The term rads, as used in this document, means rads(silicon). All radiation levels cited are cumulative.

**These are manufacturer's pre-irradiation data specification limits. No post-irradiation limits were provided by the manufacturer at the time these tests were performed.

After the 20 krad irradiation, S/N 106 and 107 (BI) and 165 and 177 (NBI) failed all six functional tests. S/N 105 (BI) and 178 (NBI) continued to pass all six functional tests. S/N 106 (BI) and 177 (NBI) read 1000 μ s for both TPLH and TPIL, which is indicative of functional failure. All irradiated parts continued to pass all other electrical and functional tests at this point.

Readings for ICCL1 and ICCH1 are plotted vs. total dose in Figures. 1 and 2, respectively, for both burned-in (BI) and non burned-in (NBI) parts. As can be seen in both figures, there does not seem to be a consistent difference between BI and NBI parts, although, at two steps, the NBI parts proved to be more sensitive to radiation.

Table IV provides a summary of the mean and standard deviation values for each parameter after different irradiation exposures and annealing steps.

Any further details about this evaluation can be obtained upon request. If you have any questions, please call me at (301) 731-8954.

ADVISORY ON THE USE OF THIS DOCUMENT

The information contained in this document has been developed solely for the purpose of providing general guidance to employees of the Goddard Space Flight Center (GSFC). This document may be distributed outside GSFC only as a courtesy to other government agencies and contractors. Any distribution of this document, or application or use of the information contained herein, is expressly conditional upon, and is subject to, the following understandings and limitations:

- (a) The information was developed for general guidance only and is subject to change at any time;
- (b) The information was developed under unique GSFC laboratory conditions which may differ substantially from outside conditions;
- (c) GSFC does not warrant the accuracy of the information when applied or used under other than unique GSFC laboratory conditions;
- (d) The information should not be construed as a representation of product performance by either GSFC or the manufacturer;
- (e) Neither the United States government nor any person acting on behalf of the United States government assumes any liability resulting from the application or use of the information.

TABLE I. Part Information

Generic Part Number:	1280A*
Code 400 Part Number:	1280A
Code 400 Control Number:	11952
Charge Number:	EE44502
Manufacturer:	Actel
Lot Date Code:	unknown
Quantity Tested:	6
Serial Number of Control Samples:	108, 109
Serial Numbers of Radiation Samples:	105, 106, 107 (Burned-In by Mfr.) 165, 177, 178 (not Burned-In)
Wafer #:	38
Part Function:	Field Programmable Gate Array
Part Technology:	CMOS
Package Style:	84-pin CPGA
Test Equipment:	S-50
Test Engineer:	T. Scharer

* No radiation tolerance/hardness was guaranteed by the manufacturer for this part.

TABLE II. Radiation Schedule for 1280A

EVENTS	DATE
1) INITIAL ELECTRICAL MEASUREMENTS	03/10/95
2) 5 KRAD IRRADIATION (0.10 KRADS/HOUR) POST-5 KRAD ELECTRICAL MEASUREMENT	03/10/95 03/16/95
3) 10 KRAD IRRADIATION (0.10 KRADS/HOUR) POST-10 KRAD ELECTRICAL MEASUREMENT	03/16/95 03/20/95
4) 96-HOUR ANNEALING @ 25°C POST-96-HOUR ANNEAL ELECTRICAL MEASUREMENT	03/20/95 03/24/95
5) 15 KRAD IRRADIATION (0.10 KRADS/HOUR) POST-15 KRAD ELECTRICAL MEASUREMENT	03/24/95 03/27/95
6) 264-HOUR ANNEALING @ 25°C POST-264-HOUR ANNEAL ELECTRICAL MEASUREMENT	03/27/95 04/07/95
7) 20 KRAD IRRADIATION (0.10 KRADS/HOUR) POST-20 KRAD ELECTRICAL MEASUREMENT	04/07/95 04/10/95

PARTS WERE IRRADIATED AND ANNEALED UNDER BIAS; SEE FIGURE 1.

Table III. Electrical Characteristics of 1280A

FUNCTIONAL TESTS PERFORMED									
PARAMETER	VCC	VIL	VIH	CONDITIONS	PINS	LIMITS @	-55C	+25C	+125C
FUNCTION 1	4.5V	0.00V	4.5V	FREQ=1.000MHZ	ALL I/O	VOL	<1.50V	>1.50V	>1.50V
FUNCTION 2	5.0V	0.00V	5.0V	FREQ=1.000MHZ	ALL I/O	VOL	<1.50V	>1.50V	>1.50V
FUNCTION 3	5.0V	0.00V	5.5V	FREQ=1.000MHZ	ALL I/O	VOL	<1.50V	>1.50V	>1.50V
FUNCTION 4	4.5V	0.00V	4.5V	FREQ=5.000MHZ	ALL I/O	VOL	<1.50V	>1.50V	>1.50V
FUNCTION 5	5.0V	0.00V	5.0V	FREQ=5.000MHZ	ALL I/O	VOL	<1.50V	>1.50V	>1.50V
FUNCTION 6	5.5V	0.00V	5.5V	FREQ=5.000MHZ	ALL I/O	VOL	<1.50V	>1.50V	>1.50V

DC PARAMETRIC TESTS PERFORMED									
PARAMETER	VCC	VIL	VIH	CONDITIONS	PINS	LIMITS @	-55C	+25C	+125C
VCH1	4.5V	0.00V	4.50V	LOAD=+4.0MA	OUTS	>+3.70V	<+4.50V		
VOL1	4.5V	0.00V	4.50V	LOAD=+6.0MA	OUTS	>+0.0V	<+0.40V		
VCH2	5.0V	0.00V	5.00V	LOAD=+4.0MA	OUTS	>+3.70V	<+5.00V		
VOL2	5.0V	0.00V	5.00V	LOAD=+6.0MA	OUTS	>+0.0V	<+0.40V		
IIL1	5.5V	0.00V	5.5V	VIN = 5.5V	INS	>-10UA	<+10UA		
IIL2	5.5V	0.00V	5.5V	VIN = 0.0V	INS	>-10UA	<+10UA		
IOL1	5.5V	0.00V	5.5V	VOUT = GND	VCC	>-100MA	<-10MA		
IOL2	4.5V	0.00V	4.5V	VOUT = 0.0V	VCC	>+0.0MA	<+20MA		
IOL3	5.0V	0.00V	5.0V	VOUT = 4.5V	VCC	>+0.0MA	<+20MA		
IOL4	5.0V	0.00V	5.0V	VOUT = 0.0V	VCC	>+0.0MA	<+20MA		
IOL5	5.0V	0.00V	5.0V	VOUT = 5.0V	VCC	>+0.0MA	<+20MA		
IOL6	5.5V	0.00V	5.5V	VOUT = 0.0V	VCC	>+0.0MA	<+20MA		
IOL7	5.5V	0.00V	5.5V	VOUT = 5.5V	VCC	>+0.0MA	<+20MA		

AC PARAMETRIC TESTS PERFORMED									
PARAMETER	VCC	VIL	VIH	CONDITIONS	PINS	LIMITS @	-55C	+25C	+125C
TPL1	4.5V	0.00V	3.00V	VTEST=2.0V	OUTS	>+0.0NS	<+100NS		
TPH1	4.5V	0.00V	3.00V	VTEST=2.0V	OUTS	>+0.0NS	<+100NS		

Table IV: Total Dose Exposures and Annealing for 1280A /1

Test #	Parameters / Unit	Spec. Lim. /2 min max		Initials		Total Dose Exposure (TDE)				Annealing		TDE		Annealing		TDE		
				25°C		5 krad/s		10krads		96hrs.@25°C		15 krad/s		264hrs.@25°C		20 krad/s		
				mean	sd	mean	sd	mean	sd	mean	sd	mean	sd	mean	sd	mean	sd	
1	FUNC1, VCC=4.5V, VIL=0.0V, VIH=4.5V, 1MHz			P		P		P		P		1P5F		P		2P4F		
2	FUNC2, VCC=4.0V, VIL=0.0V, VIH=4.0V, 1MHz			P		P		P		P		1P5F		P		2P4F		
3	FUNC3, VCC=4.5V, VIL=0.0V, VIH=4.5V, 1MHz			P		P		P		P		1P5F		P		2P4F		
4	FUNC4, VCC=4.5V, VIL=0.0V, VIH=4.5V, 5MHz			P		P		P		P		1P5F		P		2P4F		
5	FUNC5, VCC=4.0V, VIL=0.0V, VIH=4.0V, 5MHz			P		P		P		P		1P5F		P		2P4F		
6	FUNC6, VCC=4.5V, VIL=0.0V, VIH=4.5V, 5MHz			P		P		P		P		1P5F		P		2P4F		
7	VOH1	V	3.7	4.5	4.20	.01	4.20	.01	4.20	.01	4.19	.01	4.19	.01	4.19	.01	2.52	2.1
8	VOL1	mV	0	400	131	3.1	130	4.1	133	5.0	132	4.4	134	5.1	137	5.7	712	406
9	VOH2	V	3.7	5.0	4.71	.01	4.72	.01	4.72	.01	4.72	.01	4.71	.01	4.71	.01	1.56	2.2
10	VOL2	mV	0	400	103	.01	108	.01	113	4.0	126	5.9	128	5.3	131	4.9	710	409
11	I _{IH}	uA	-10	10	0	0	0	0	0	0	0	0	0	0	0	0	4.0E4	3.0E4
12	I _{IL}	uA	-10	10	0	0	0	0	0	0	0	0	0	0	0	0	-0.06	.05
13	I _{OSN}	mA	-100	-10	-30.2	.51	-30.1	.54	-29.9	.55	-29.9	.57	-28.8	.59	-29.3	.60	-9.71	14
14	ICCL1	mA	0	20	2.20	.16	11.2	.92	122	75	66.0	9.0	>256		215	58	>256	.09
15	ICCH1	mA	0	20	2.05	0	10.8	.82	128	71	73.5	9.2	>256		218	54	>256	66
16	ICCL2	mA	0	20	/4		/4		160	88	74.3	9.6	>256		219	52	>256	66
17	ICCH2	mA	0	20	/4		/4		166	82	84.1	10	>256		223	46	>256	66
18	ICCL3	mA	0	20	/4		/4		140	65	83.3	10	>256		224	46	>256	52
19	ICCH3	mA	0	20	/4		/4		151	59	95.7	11	>256		229	38	>256	66
20	TPLH	ns	0	100	31.9	5.6	32.0	4.1	32.8	4.3	32.6	4.5	34.1	4.9	33.5	5.4	4P2F	
21	TPHL	ns	0	100	30.8	4.8	31.5	4.2	33.0	4.4	32.5	4.4	33.6	4.7	33.3	4.9	4P2F	

Notes:

- 1/ The mean and standard deviation values were calculated over the six parts irradiated in this testing. The control samples remained constant throughout the testing and are not included in this table.
- 2/ These are manufacturer's pre-irradiation data sheet specification limits. No post-irradiation limits were provided by the manufacturer at the time the tests were performed.
- 3/ In the functional Tests, "P" means that all parts passed this test at this irradiation or annealing level, "F" means that all parts failed this test at this irradiation or annealing level and "nPmF" means that n parts passed at this level and m parts failed at this level.
- 4/ No data for this parameter could be obtained at this level.
- 5/ All parts at the 15 and 20 krad irradiation levels read at the limit of the test equipment range of 256 mA for all I_{cc} tests, therefore no valid mean could be calculated.

Radiation-sensitive parameters: ICCL, ICCH, TPLH, TPHL, VOH, VOL, FUNC.

Wafer # 38

S/Ns BI: 105, 106, 107

NBI: 165, 177, 178

control: 108, 109

Table V. Radiation Bias Circuit for 1280A

Signal	Location	Burn-In Board	NOTES:
PRA	C9	VCC	1. VCC = 5.0 V, +/- 0.5 V
PRB	D7	VCC	
MODE	C3	GND	
SDI	B14	VCC	
SDO	P13	VCC	
DCLK	B3	GND	2. VCC/2 = 2.5 V +/- 0.25 V
ILINO	J15	VCC	
ILIN1	L1	GND	3. All outputs through 2.2 kohm +/- 10% 1/4 W resistors to VCC/2
ILIN2	B6	VCC	
ILIN3	H1	GND	
ILIN4	R6	VCC	4. Inputs connected to VCC through 2.2 kohm resistor
ILIN5	R3	GND	
ILIN6	M14	VCC	5. Inputs connected to GND do not require resistors
ILIN7	B2	GND	
ILIN8	M1	VCC	
ILIN9	F15	GND	
ILIN10	C1	VCC	
ILIN11	J3	GND	
ILIN12	H15	VCC	
ILIN13	N2	GND	
ILIN14	P9	VCC	
ILIN15	N14	GND	
ILIN16	C4	VCC	
ILIN17	M13	GND	
ILIN18	N15	VCC	
ILIN19	G3	GND	
ILOUT0	L15	VCC/2	
ILOUT1	K3	VCC/2	
ILOUT2	A6	VCC/2	
ILOUT3	J1	VCC/2	
ILOUT4	P7	VCC/2	
ILOUT5	P3	VCC/2	
ILOUT6	P14	VCC/2	
ILOUT7	D1	VCC/2	
ILOUT8	N1	VCC/2	
ILOUT9	G14	VCC/2	
ILOUT10	D3	VCC/2	
ILOUT11	K1	VCC/2	
ILOUT12	G13	VCC/2	
ILOUT13	P1	VCC/2	
ILOUT14	R10	VCC/2	
ILOUT15	L12	VCC/2	
ILOUT16	A3	VCC/2	
ILOUT17	P15	VCC/2	
ILOUT18	R15	VCC/2	
ILOUT19	G2	VCC/2	

VCC: F4, H3, J4, M5, N8, M11, H13, G12, D11, D8, D5, J14, H2, H14 (NO RESISTOR)

GND: D4, E4, G4, H4, K4, L4, M4, M6, M8, M10, M12, K12, J12, H12, F12, E12, D12, D10, C8, D6, J13

Table V. Radiation Bias Circuit for 1280A (cont.)

Signal	Location	Burn-In Board	NOTES:
OLIN0	B4	VCC	1. VCC = 5.0 V, +/- 0.5 V
OLIN1	K15	GND	
OLIN2	C7	VCC	
OLIN3	E14	GND	
OLIN4	C10	VCC	
OLIN5	C11	GND	2. VCC/2 = 2.5 V +/- 0.25 V
OLIN6	M9	VCC	
OLIN7	A10	GND	3. All outputs through 2.2 kohm +/- 10% 1/4 W resistors to VCC/2
OLIN8	A11	VCC	
OLIN9	D2	GND	
OLIN10	L14	VCC	
OLIN11	P8	GND	
OLIN12	N11	VCC	4. Inputs connected to VCC through 2.2 kohm resistor
OLIN13	M3	GND	
OLIN14	C5	VCC	5. Inputs connected to GND do not require resistors
OLIN15	F3	GND	
OLIN16	C12	VCC	
OLIN17	P6	GND	
OLIN18	E3	VCC	
OLIN19	P11	GND	
OLOUT0	A4	VCC/2	
OLOUT1	G15	VCC/2	
OLOUT2	B7	VCC/2	
OLOUT3	E2	VCC/2	
OLOUT4	B11	VCC/2	
OLOUT5	A12	VCC/2	
OLOUT6	N9	VCC/2	
OLOUT7	D9	VCC/2	
OLOUT8	B10	VCC/2	
OLOUT9	A1	VCC/2	
OLOUT10	L13	VCC/2	
OLOUT11	R7	VCC/2	
OLOUT12	R12	VCC/2	
OLOUT13	M2	VCC/2	
OLOUT14	B5	VCC/2	
OLOUT15	F2	VCC/2	
OLOUT16	B12	VCC/2	
OLOUT17	R5	VCC/2	
OLOUT18	B1	VCC/2	
OLOUT19	R11	VCC/2	
IOGATE	B80	GND	
SERIALIN	A7	VCC	
SERIALOUT	F1	VCC/2	
INX1	R2	VCC	
INX2	N5	VCC	
IN1A	M15	GND	

VCC: F4, H3, J4, M5, N8, M11, H13, G12, D11, D8, D5, J14, H2, H14 (NO RESISTOR)

GND: D4, E4, G4, H4, K4, L4, M4, M6, M8, M10, M12, K12, J12, H12, F12, E12, D12, D10, C8, D6, J13

Table V. Radiation Bias Circuit for I280A (cont.)

Signal	Location	Burn-In Board	NOTES:
IN2A	K14	GND	1. VCC = 5.0 V, +/- 0.5 V
IN_AND3	P12	VCC	
IN_AND4	P13	GND	
IN_OR3	N6	VCC	
IN_OR4	N10	GND	
IN_NAND4	M7	VCC	2. VCC/2 = 2.5 V +/- 0.25 V
IN_NOR4	N13	GND	
DA	L3	VCC	3. All outputs through 2.2 kohm +/- 10% 1/4 W resistors to VCC/2
RESET	P2	GND	
ENCNTR	C13	VCC	
CNTRLD	E13	GND	
RESETCENTR	D14	GND	
CLOCK	A9	GND	4. Inputs connected to VCC through 2.2 kohm resistor
OUTX1	N3	VCC/2	
OUTX2	R4	VCC/2	5. Inputs connected to GND do not require resistors
OUTA	K13	VCC/2	
O_AND3	R13	VCC/2	
O_AND4	N12	VCC/2	
O_OR3	P5	VCC/2	
O_OR4	P10	VCC/2	
O_NAND4	N7	VCC/2	
O_NOR4	R14	VCC/2	
QA0	L2	VCC/2	
QA1	K2	VCC/2	
YO11	B13	VCC/2	
YO10	E14	VCC/2	
YO9	A13	VCC/2	
YO8	A15	VCC/2	
YO7	D15	VCC/2	
YO6	A14	VCC/2	
YO5	D13	VCC/2	
YO4	C14	VCC/2	
YO3	E15	VCC/2	
YO2	B15	VCC/2	
YO1	C15	VCC/2	
YO0	F13	VCC/2	

VCC: F4, H3, J4, M5, N8, M11, H13, G12, D11, D8, D5, J14, H2, H14 (NO RESISTOR)

GND: D4, E4, G4, H4, K4, L4, M4, M6, M8, M10, M12, K12, J12, H12, F12, E12, D12, D10, C8, D6, J13

Figure 1. Comparison of Burned-In (BI) vs. Non Burned-In (NBI) Parts
1280A ICCL Wafer 38





Figure 2. Comparison of Burned-In (BI) vs. Non Burned-In (NBI) Parts
1280A ICCH Wafer 38



Appendix A

Test Chip Pattern

The test chip pattern consists of four sections. The first section tests combinatorial logic, the second tests basic flip-flop characteristics, the third tests the input and output data latches, and the fourth section contains a long shift register and a 12-bit counter with enable, load and reset.

For the gated latches, 20 input and 20 output latches are tested separately. All latches have direct I/O connections, permitting direct control of the data and monitoring of the outputs. Additionally, all latches are operated with a common gate control. This gate is open when the IOGATE signal is a "0" for input latches and a "1" for output latches.

All internal flip-flops are configured as S-Modules. Although flip-flops can be made out of a pair of C-Modules, they are inefficient, particularly when configured in a TMR configuration. Additionally, it is not clear whether future release of Actel tools will continue to support flip-flops made of C-Modules, which have been shown to have a lower susceptibility to SEU's in the 1.2 μm version.

Currently, no C-Module flip-flops are in the design. However, if it is felt that these should be tested during the run, they can be added to the design. Please let me know quickly what you think so the chip design can be finalized.

The internal flip-flops are configured into a shift register consisting of 17 stages of 34 shift flip-flops, all with a common positive edge-triggered clock. The input into the string is on SERIALIN and the output comes from SERIALOUT. The single common clock configuration was chosen to simulate operation in a synchronous device with a heavy clock load to test the clock distribution system. Two inverters are placed within the string to aid in establishing differing biases.

Summary

The circuits in the test chip are simple and based upon a Hughes test. Additions to the original Hughes circuit included logic strings with a variety of gate configurations, and maximum use of the chip by testing a large amount of I/O latches, a long logic string of inverters, and a long string of flip-flops.

Additional material is provided in the following sections for review:

1. TD1280 schematics.
2. TD1280 pin assignments.
3. Logic simulation waveforms and timing diagrams.
4. Static timing analyzer results
 - a. Best case
 - b/ Worst case
5. Original Hughes test plan.