



Taming the SEU Beast - Approaches and Results for FPGA Devices and How To Apply Them

Melanie Berg, MEI Technologies/NASA GSFC

M. Friendlich, C. Perez, H. Kim: MEI Technologies/NASA GSFC

K. LaBel: NASA GSFC

To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

1

Introduction



- **FPGA and ASIC SEE Models have been developed**
 - Compartmentalize SEEs to enhance analysis
 - Uses a top-down approach
- **Currently, SEEs are falling nicely into their designated categories**
 - Evaluate effectiveness of mitigation strategies
 - Determine dominant SEE components
 - Eases the overall analysis process
- **Details of SEE generation and other electrical properties are part of ongoing development**
- **Presented models are only expected to fit synchronous designs as per NASA design guidelines.**

To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

2

NASA REAG FPGA Top-Level Susceptibility Model



Model has 3 major categories:

$$P(fs)_{error} \propto P_{Configuration} + P_{functionalLogic}(fs) + P_{SEFI}$$

Probability for Design Specific system SEE *Probability for Configuration SEE* *Probability for Functional logic SEE* *Probability for Single Event functional Interrupt*

To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

Configuration

$$P_{Configuration}$$




To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

Place, Route, and Gate Utilization are Stored in the FPGA Configuration



- **Configuration Defines:** Arrangement of pre-existing logic via programmable switches
 - **Functionality (logic cluster)**
 - **Connectivity (routes)**
 - **Placement**
- **Programming Switch Types:**
 - **Antifuse:** One time Programmable (OTP)
 - **SRAM:** Reprogrammable (RP)
 - **Flash:** Reprogrammable (RP)




To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.



Programmable Switch Implementation and Single Event Upset (SEU) Susceptibility



ANTIFUSE (OTP)



SRAM (RP)



Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

Configuration Test and Analysis



- Configuration is static during operation... hence we test and evaluate it statically

	Antifuse	SRAM	FLASH	Hardened SRAM
Manufacturer	Microsemi Aeroflex	Xilinx Achronix	Microsemi	Xilinx
Upset Signature	Fuse Resistivity	Bit State	Bit State or resistivity	Bit State
Configuration Test	Non-Specific	Readback post-irradiation	Verify Post- irradiation	Readback post-irradiation
Information from Configuration Test	N/A	Upset configuration bits	Pass/Fail	Upset configuration bits
Results	Insignificant	Dominant upsets	Insignificant	Low significance
REAG Tested	Yes	Yes	Yes	No

Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

7

Impact of Configuration Testing and Analysis to the REAG Model



	REAG Model
Antifuse	$P(fs)_{error} \propto P_{functionalLogic}(fs) + P_{SEFI}$
SRAM (non-mitigated)	$P(fs)_{error} \propto P_{Configuration}$
Flash	$P(fs)_{error} \propto P_{functionalLogic}(fs) + P_{SEFI}$
Hardened SRAM	$P(fs)_{error} \propto P_{Configuration} + P_{functionalLogic}(fs) + P_{SEFI}$

To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

8




Data Path Functional Logic Concepts of Synchronous Design

To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

9



Synchronous Design Basic Building Blocks: Combinatorial Logic and DFF's



Combinatorial Logic: Output is a function of the inputs after some delay
 $Output = f(input, \tau_{dly})$

DFF: Captures data input at clock edge

$$Q = f(D, t_{clk})$$




To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

Component Libraries: Basic Designer Building Blocks



- Combinatorial logic blocks
 - Vary in complexity
 - Vary in I/O
- Sequential Memory blocks (DFF)
 - Uses global Clocks
 - Uses global Resets
 - May have mitigation




To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

11

DFF's in a Synchronous Design




- All DFFs are connected to a clock
- A clock tree must be balanced and have minimal skew
- At specified clock edge, DFFs accept input data
- DFFs are expected to be connected to a reset
- Clock periods are limited by the amount of delay between DFF to DFF



DFFs are BOUNDARY POINTS in a synchronous design


To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

Deterministic Data Capture...Adhering to Setup and Hold Time for a DFF




To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

Making Setup Time: Static Timing Analysis (STA)



To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.



System States

- System state is defined by the logic values within all DFFs
- System state is captured at each rising clock edge.
- In between clock edges (intermediate points)
 - (transient ... unsettled)
 - Computations are occurring (combinatorial logic)
 - Computations must be settled and signals must arrive at the input data pin of their next DFF with

$$\tau_{dly} < \tau_{clk} - (\tau_{su} + \tau_{skew} + \tau_{jitter})$$

Note: Upsets occur at intermediate points. They become part of the system state if they are captured into the next state

To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

Synchronous Design Take Away Points



- **Basic Blocks: DFFs and Combinatorial logic**
- **DFFs are boundary points**
 - For each DFF (end point) there is a backwards trace to start point DFFs
 - There is delay between start point DFFs and endpoint DFFs
 - Combinatorial logic
 - Routes
- **SEE analysis has traditionally been based on utilized DFFs because they are upset capture points**

The question is... If an upset occurs will it reach an endpoint DFF?

To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

17

Data Path Functional Logic

$P_{functional\ Logic}$



To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

18

Configuration versus Data Path (Functional Logic) SEE



- Configuration and Functional logic are separate logic
- Can be implemented with different technology within one device (e.g. antifuse versus CMOS)
- Configuration is static and data paths are not. Requires a different test and analysis approach





To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

19

SEU and SET Background



Primary functional logic components can be classified into:

Combinatorial	Sequential
Logic function generation (computation)	Captures and holds state of combinatorial Logic
 <p>SET</p>	 <p>SEU</p>
SET: Glitch in the combinatorial logic: Capture is frequency dependent	SEU: State changes until next cycle of enabled input: Next state capture can be frequency dependent
	

SET effects are nonlinear and are heavily design and state dependent.
To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

20

Implications of Non-Linear SET Effects

- SET width and amplitude (energy) are non-linear across:
 - LET
 - Clock Frequency
 - Propagation path
 - Number of gates
 - Temperature and voltage?????
- Detailed SET response cannot be extrapolated
- Example: Determining the width of an SET generated from an inverter after it propagates through N-levels of other inverters:
 - Will not supply the width of an SET generated in a different transistor scheme (e.g. XOR, NAND)
 - Will not tell you if the SET will be attenuated or elongated in a different circuit or different frequency
 - Heavily dependent on the original shape of the generated SET

To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.


21

But We Do Know The Basics... Engineering 101!

- An SET in a data path is not an error unless it gets captured by its destination flip-flop (DFF)
- Increase in probability of capture: An SET has the potential to be elongated



- Decrease in probability of capture: An SET can be attenuated.



- How does this apply to real circuits in real systems?

We may not be able to fully characterize the width of the SET for your design... but we can get an idea of its impact to your design

To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

22



Data Path Functional Logic: Test and Analysis using Shift Registers

$$P_{functional\ Logic}$$

To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

23



Data Path Model and DFF Logic Cones

$$P(fs)_{functional\ Logic}$$

Probability for Functional logic SEE

Evaluate for Each DFF

$$\exists_{DFF} \left(\sum_{j=1}^{\#Start\ Point\ DFFs} P(fs)_{DFF\ SEU \rightarrow SEU(j)} + \sum_{i=1}^{\#Combinatorial\ Logic\ Gates} P(fs)_{SET \rightarrow SEU(i)} \right)$$

Probability for Captured DFF Events

Probability for Captured Combinatorial logic

DFF_k Cone of Logic

All Start Point DFFs and Combinatorial Logic gates that feed into End Point DFF under Evaluation (DFF_k):

To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

24



Combinatorial Logic Contribution to System Error in a Synchronous System

To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

25



SETs and a Synchronous System

- Generation (P_{gen})
- Propagation (P_{prop})
- Logic Masking ($P_{logic.}$)
- Capture

To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

26

SET Propagation: P_{prop}



- In order for the data path SET to become an upset, it must propagate to its destination DFF
- In REAG model, P_{prop} is defined as the probability that an SET can propagate through an electrical medium to reach a destination REGARDLESS of logic path.
 - The SET will travel through routes and potentially other combinatorial logic gates before it reaches its destination DFF.
 - Due to the capacitance of the routes and other combinatorial logic blocks, SETs will be reshaped as they propagate.
 - Attenuation
 - Elongation


To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

27

SET Logic Masking: P_{logic}



- P_{logic} : Probability that a SET can logically propagate through a cone of logic. Based on state of the combinatorial logic gates and their potential masking.



To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.



SET Capture at Destination DFF

Each combinatorial element can generate a transient. The transient width will be a fraction of the clock period for a synchronous design in a CMOS process.

$$P(fs)_{SET \rightarrow SEU} \propto \frac{\tau_{width}}{\tau_{clk}}$$

Probability of capture is proportional to the width of the transient as seen from the destination DFF


$$P(fs)_{SET \rightarrow SEU} \propto \tau_{width} fs$$

To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

29



Data Path Model and SETs



To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

30




DFF Contribution to System Error in a Synchronous System

To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

31



Conventional Theory: DFF Upsets Have a Static Component+Dynamic Component



Does not fully characterize DFF upsets as they pertain to a synchronous system

To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

32

SEUs and a Synchronous System: New Stuff



- Generation (P_{DFFSEU})
- Propagation (P_{prop})
- Logic Masking ($P_{logic.}$)
- Capture

All Components comprise:

$$P_{DFFSEU \rightarrow SEU}$$

To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

33

Generation P_{DFFSEU}



- DFF SEU generation pertains to a SET flipping the state of a start point DFF.
- P_{DFFSEU} is a frequency independent event that can occur anywhere within a clock period.
- However, $P_{DFFSEU \rightarrow SEU}$ the probability of this event manifesting into the system as an upset is frequency dependent.
- Upper-bound calculations can assume frequency independent capture

System Level Evaluation:

The effects of SEUs in DFFs are frequency dependent

To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.


34



Logic Masking DFFs... P_{logic}

- Logic masking for DFF start points is similar to logic masking of combinatorial logic.
- DFF logic masking is generally the point where TMR is inserted

$P_{logic}=0$
for DFFs... their
upsets are masked



$P_{logic}>0$
for Voter... its upsets
are not masked


To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

35





Capture: SEU System Effects

- If a DFF is affected by an SEU it will change its state somewhere within a clock cycle at time τ
- The question is... will this change-in-state be captured by successor DFFs?



To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

36



Percentage of Clock Cycle for SEU Capture:

$$\tau < \tau_{clk} - \tau_{dly} \quad \text{Upset is caught within this timeframe}$$

$$\frac{\tau_{clk} - \tau_{dly}}{\tau_{clk}} \quad \text{Percentage of clock period for upset capture}$$

$$1 - \frac{\tau_{dly}}{\tau_{clk}}$$

$$1 - \tau_{dly} fs \quad \text{Percentage of clock period for upset capture wrt to frequency}$$

To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

39

Data Path Upsets and Start Point DFFs

$$P(fs)_{functionalLogic}$$

$$\exists_{DFF} \left(\sum_{j=1}^{\#StartPoint DFFs} P(fs)_{DFFSEU \rightarrow SEU} + P(fs)_{SET \rightarrow SEU} \right)$$

$$\sum_{j=1}^{\#StartPoint DFFs} P_{DFFSEU(j)} P_{logic(j)} (1 - \tau_{dly(j)} fs)$$

$$\sum_{j=1}^{\#StartPoint DFFs} P_{DFFSEU(j)} (1 - \tau_{dly(j)} fs)$$

If No redundancy or masking is implemented
 $P_{logic} = 1$ (e.g. unmitigated shift register)

To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

40

NASA REAG FPGA Susceptibility Model (Probability of Capture)



$$P(fs)_{\text{functional Logic}}$$



$$\exists_{\text{DFF}} \left(P(fs)_{\text{DFFSEU} \rightarrow \text{SEU}} + P(fs)_{\text{SET} \rightarrow \text{SEU}} \right)$$



$$\exists_{\text{DFF}} \left(\left(\sum_{j=1}^{\#F\text{aninDFFs}} P_{\text{DFFSEU}(j)} (1 - \tau_{\text{dly}(j)} fs) P_{\text{logic}(j)} \right) + \sum_{i=1}^{\#Combinatorial\text{logicGates}} (P_{\text{gen}(i)} P_{\text{prop}(i)} P_{\text{logic}} \tau_{\text{width}(i)} fs) \right)$$

To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

41

NASA REAG FPGA Upper Bound Susceptibility Model



$$\exists_{\text{DFF}} \left(\left(\sum_{j=1}^{\#StartPoint\text{DFFs}} P_{\text{DFFSEU}(j)} (1 - \tau_{\text{dly}(j)} fs) P_{\text{logic}(j)} \right) + \sum_{i=1}^{\#Combinatorial\text{logicGates}} (P_{\text{gen}(i)} P_{\text{prop}(i)} P_{\text{logic}} \tau_{\text{width}(i)} fs) \right)$$



Upper-bound assumes $P_{\text{logic}}=1$ (no mitigation) and NO DFF fs dependency

$$\exists_{\text{DFF}} \left(\sum_{j=1}^{\#StartPoint\text{DFFs}} P_{\text{DFFSEU}} + \sum_{i=1}^{\#Combinatorial\text{logicGates}} (P_{\text{gen}(i)} P_{\text{prop}(i)} \tau_{\text{width}(i)} fs) \right)$$

To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

42




NASA REAG Models + Heavy Ion Data: RTAXs

To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

43

RTAXs FPGA Core Logic: Basic Building Blocks are R-CELLS and C-CELLS



Combinatorial Logic is susceptible to Single Event Transients (SETs)

To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

44

RTAXs has Localized TMR at DFF (LTMR)... $P_{logic}=0$ hence $P_{DFFSEU \rightarrow SEU}=0$



$$\begin{aligned}
 & P(fs)_{functionalLogic} \\
 & \Downarrow \\
 & \exists_{DFF} \left(\sum_{j=1}^{\#FaninDFFs} P(fs)_{DFFSEU \rightarrow SEU} + P(fs)_{SET \rightarrow SEU} \right) \\
 & \Downarrow \\
 & \sum_{j=1}^{\#FaninDFFs} P_{DFFSEU(j)} P_{logic(j)} (1 - \tau_{dly(j)} fs)
 \end{aligned}$$

Localized TMR (LTMR) at every DFF: $P_{logic}=0$

To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.


Model Application to RTAXs



$$P(fs)_{error} \propto P_{Configuration} + P(fs)_{functionalLogic} + P_{SEFI}$$

Design Specific SEE upset rate **Configuration SEE upset rate** **Functional logic SEE upset rate** **Single Event functional Interrupt**


$$P_{DFFSEU \rightarrow SEU} + P(fs)_{SET \rightarrow SEU}$$



To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

DFF


Testing Combinatorial Logic Contributions to SEU Cross-Sections: WSRs with Inverters



Windowed Shift Register (WSR)


- WSR₀: N=0 Chain ... Only DFFs
- WSR₈: N=8 Chain... 8 Inverters per 1 DFF
- WSR₁₆: N=16 Chain... 16 Inverters per 1 DFF

Think of DFFs as your boundary points... They capture SETs



To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

RTAXs: SET Capture across LET affects SEU Cross Sections




$$P(fs)_{SET \to SEU} \propto \sum_{j=1}^{\#RCELLCombinatorial} P_{gen(j)} P_{prop(j)} \tau_{width(j)} fs + \sum_{i=1}^{\#CELLCombinatorial} P_{gen(i)} P_{prop(i)} \tau_{width(i)} fs$$

Frequency: Increase Frequency → Increase Cross section → **Red Arrow**
 Combinatorial logic gates: Increase CCELLs → Increase Cross section → **Green Arrow**

To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

RTAXs: SET Capture across LET affects SEU Cross Sections




To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

Why is WSR₀ > WSR₈ for Low LET?






$$(P(fs)_{SET \rightarrow SEU})|_{WSR_0} > (P(fs)_{SET \rightarrow SEU})|_{WSR_8}$$



To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

In addition... Low LET P_{prop} for WSR_8 ?

More WSR_0 Chains share the same super cluster (less attenuation from routing)



To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

51


Why is $WSR_0 > WSR_8$ for Low LET? Proof using the REAG Model

$$\sum_{j=1}^{\#RCELLCombiatorial} P_{gen(j)} P_{prop(j)} \tau_{width(j)} f_s \Big|_{WSR_8} + \sum_{i=1}^{\#CELLCombiatorial} P_{gen(i)} P_{prop(i)} \tau_{width(i)} f_s \Big|_{WSR_8} < \sum_{j=1}^{\#RCELLCombiatorial} P_{gen(j)} P_{prop(j)} \tau_{width(j)} f_s \Big|_{WSR_0}$$

P_{prop} is low

$$\sum_{j=1}^{\#RCELLCombiatorial} P_{gen(j)} P_{prop(j)} \tau_{width(j)} f_s \Big|_{WSR_8} < \sum_{j=1}^{\#RCELLCombiatorial} P_{gen(j)} P_{prop(j)} \tau_{width(j)} f_s \Big|_{WSR_0}$$

Number of combinatorial logic gates that contribute to the SEU cross section is less for WSR_8 because the RCELL Buffer SET get through the long chain



To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

52




Summary...

Why is $WSR_0 > WSR_8$ for Low LET?

- RTAXs RCELLs have combinatorial logic
- SETs that occur in the buffer of the RCELL cannot make it down a WSR_8 chain
- WSR_8 also has longer routes for its last CCELL block connection to its RCELL block

RCELL



To be presented by Melanie Berg at the NASA Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

53



NASA REAG Models + Heavy Ion Data: ProASIC


To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

54

Background: Micro-Semi (Actel) ProASIC3 Flash Based FPGA



- Commercial device
- Configuration is flash based and has proven to be almost immune to SEUs
- No embedded mitigation in device
- Evaluation of user mitigation insertion has been performed



To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

55

Actel ProASIC3 Study



- Functional Logic Designs Under Test:
 - Six WSR strings with various levels of combinatorial logic
 - Counter Arrays
 - Hamming Code 3 State Machine.

$$P(fs)_{error} \propto P_{Configuration} + P(fs)_{functionalLogic} + P_{SEFI}$$

↗
↓

$$\exists_{DFP} (P(fs)_{DFPSEU \rightarrow SEU} + P(fs)_{SET \rightarrow SEU})$$

- Apply LTMR and DTMR Mitigation to WSR strings in order to reduce overall error
- Heavy Ion Testing

To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

56

ProASIC Non-Mitigated Shift Register Data Path Model



Evaluate
for Each
DFF

$$\exists_{DFF} \left(\sum_{j=1}^{\#FaninDFFs} P(fs)_{DFFSEU \rightarrow SEU(j)} + \sum_{i=1}^{\#CombinatorialLogicGates} P(fs)_{SET \rightarrow SEU(i)} \right)$$

DFF_k Cone of Logic

Each End point only has one DFF start point.
WSR chains dictate number of combinatorial logic gates

$$\exists_{DFF} \left(P(fs)_{DFFSEU \rightarrow SEU} + \sum_{i=1}^{\#CombinatorialLogicGates} P(fs)_{SET \rightarrow SEU(i)} \right)$$


To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

57

SEE Test Results: Windowed Shift Registers (WSRs) No-TMR



- N=0: WSR with only DFFs
- N=8: WSR with 8 inverters between each DFF stage
- No Mitigation: $P(fs)_{DFFSEU \rightarrow SEU} > P(fs)_{SET \rightarrow SEU}$



To be presented
Greenbelt, Ma


58

Why is $WSR_0 > WSR_8$ for Non-Mitigated ProASIC: τ_{dly}



$$WSR_0 \tau_{dly} \ll WSR_8 \tau_{dly}$$

For a clock period = τ_{clk} , if DFFa flips @ time $\tau > (\tau_{clk} - \tau_{dly})$ then DFFb will never capture the upset.



To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

59

New Research!...Why is $WSR_0 > WSR_8$ for The Non-Mitigated ProASIC3 Design?



No combinatorial in WSR_0

$$(P(fs)_{DFFSEU \rightarrow SEU} + P(fs)_{SET \rightarrow SEU})|_{WSR_0} > (P(fs)_{DFFSEU \rightarrow SEU} + P(fs)_{SET \rightarrow SEU})|_{WSR_8}$$

Upsets in WSR_0 Chain

Upsets in WSR_8 Chain


$$P_{DFFSEU} \left(1 - \frac{\tau_{dly}|_{WSR_0}}{\tau_{clk}}\right) > P_{DFFSEU} \left(1 - \frac{\tau_{dly}|_{WSR_8}}{\tau_{clk}}\right) + \sum_{i=1}^8 P(fs)_{SET \rightarrow SEU}(i)$$

$$P_{DFFSEU} > \frac{\tau_{clk}}{\tau_{dly}|_{WSR_8} - \tau_{dly}|_{WSR_0}} \sum_{i=1}^8 P(fs)_{SET \rightarrow SEU}(i)$$

To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

60

Local Triple Modular Redundancy (LTMR): Triple DFFs Only




- Triple Each DFF + Vote+ Feedback Correct at DFF
- Unprotected:
 - Clocks and Resets... SEFI
 - Transients (SET->SEU)
 - Internal/hidden device logic: SEFI

$$P(fs)_{error} \propto P_{Configuration} + P(fs)_{SEU \rightarrow SEU} + P(fs)_{SET \rightarrow SEU} + P_{SEFI}$$

To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

61

Distributed Modular Redundancy (DTMR)... Triple everything except global routes



$$P(fs)_{error} \propto P_{Configuration} + P(fs)_{DFFSEU \rightarrow SEU} + P(fs)_{SET \rightarrow SEU} + P_{SEFI}$$

To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

62

ProASIC LTMR Shift Register Data Path Model



DFF_k Cone of Logic

Each End point only has one DFF start point.

WSR chains dictate number of combinatorial logic gates

Evaluate for Each DFF

$$\exists_{DFF} \left(\sum_{j=1}^{\#StartPoint\ DFFs} P(fs)_{DFFSEU \rightarrow SEU(j)} + \sum_{i=1}^{\#CombinatorialLogicGates} P(fs)_{SET \rightarrow SEU(i)} \right)$$

$$\exists_{DFF} \left(P(fs)_{DFFSEU \rightarrow SEU} + \sum_{i=1}^{\#CombinatorialLogicGates} P(fs)_{SET \rightarrow SEU(i)} \right)$$

$$\exists_{DFF} \left(\sum_{i=1}^{\#CombinatorialLogicGates} P(fs)_{SET \rightarrow SEU(i)} \right)$$

To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

63

$P_{DFFSEU \rightarrow SEU} = 0$ if $(\tau > \tau_{clk} - \tau_{dly})$ What Else Does This Mean?



- As frequency increases (decrease τ_{clk}), $P_{DFFSEU \rightarrow SEU}$ decreases
 - Systems with unmitigated DFFs that operate at higher frequencies or that contain data paths with large τ_{dly} , will have lower SEU cross Sections
 - Systems with unmitigated DFFs that run at slower speeds can be more susceptible to upsets... Yes!
 - Opposite behavior than combinatorial logic
- For RHBD DFFs, this can be used to determine the RHBD effectiveness
 - RHBD DFFs should not be the dominant source of SEU upsets.
 - If SEU cross sections decrease as frequency increases, then DFFs are dominant and RHBD is not as effective as projected.


To be presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop, Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

64

SEE Test Results: Windowed Shift Registers (WSRs) No-TMR versus TMR



- LTMR is effective and has reduced P_{DFFSEU}
- $P(f_s)_{DFFSEU} < P(f_s)_{SET \rightarrow SEU}$




To be presented by Melanie E Greenbelt, Maryland, June 28

DTMR vs. LTMR at LET=20.3MeVcm²/mg



50MHz DTMR and LTMR WSRs Strings LET=20.3 MeVcm²/mg



Greenbelt, Maryland, June 28-30, 2011, and published on nepp.nasa.gov.

66